



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
[www.uspto.gov](http://www.uspto.gov)

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/670,219	09/26/2003	Naotaka Yumoto	030712-14	6834
22204	7590	05/16/2006	EXAMINER	
NIXON PEABODY, LLP 401 9TH STREET, NW SUITE 900 WASHINGTON, DC 20004-2128				HUR, JUNG H
		ART UNIT		PAPER NUMBER
		2824		

DATE MAILED: 05/16/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

P0

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/670,219	YUMOTO, NAOTAKA	
	<b>Examiner</b>	<b>Art Unit</b>	
	Jung (John) Hur	2824	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) Responsive to communication(s) filed on 28 February 2006 and 01 February 2006.
- 2a) This action is FINAL.                    2b) This action is non-final.
- 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) Claim(s) 1-29 is/are pending in the application.
- 4a) Of the above claim(s) 6-20 is/are withdrawn from consideration.
- 5) Claim(s) \_\_\_\_\_ is/are allowed.
- 6) Claim(s) 1-5 and 21-29 is/are rejected.
- 7) Claim(s) \_\_\_\_\_ is/are objected to.
- 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) The specification is objected to by the Examiner.
- 10) The drawing(s) filed on 26 September 2003 is/are: a) accepted or b) objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
  - a) All    b) Some \* c) None of:
    1. Certified copies of the priority documents have been received.
    2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
    3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- 1) Notice of References Cited (PTO-892)
- 2) Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date \_\_\_\_\_
- 4) Interview Summary (PTO-413)  
Paper No(s)/Mail Date \_\_\_\_\_
- 5) Notice of Informal Patent Application (PTO-152)
- 6) Other: \_\_\_\_\_

## **DETAILED ACTION**

### ***Continued Examination Under 37 CFR 1.114***

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 01 February 2006 has been entered.

### ***Request for Reconsideration***

2. Acknowledgment is made of applicant's Request for Reconsideration, filed 01 February 2006. The remarks disclosed therein have been considered.

No claims have been cancelled or added by Request. Therefore, claims 1-29 are pending in the application. Of these, claims 6-20 remain withdrawn from further consideration as being drawn to a non-elected species.

### ***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1, 3-5, 21, 23-26, 28 and 29 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of McGibney et al. (U.S. Pat. No. 6,112,322) and McClure (U.S. Pat. No. 6,037,792).

Admission (for example, in the second paragraph on page 1 of the specification) discloses a nonvolatile semiconductor memory device comprising: a memory cell array having a plurality of memory cells and arranged in an array, the memory cells being connected to a plurality of bit lines and word lines (inherent); a plurality of address input terminals inputting a plurality of addresses thereto (inherent); a test mode circuit for outputting a test mode signal (implied, for example, to control the selection of all word lines) when a signal ("a signal from the exterior") is inputted to a predetermined terminal (implied, since the signal is from the exterior); a row decoder (inherent); applying an excess voltage ("a test mode voltage" of 8V, above the normal level of 5V) for a test to all said word lines in response to said test mode signal; a column decoder (including "column switches") connected to said test mode circuit and setting all said bit lines to a non-selecting state ("a turning-off state") in response to said test mode signal; a control signal input terminal for receiving a control signal (inherent; such as RAS, CAS, R/W, etc.) and a control circuit connected to this control signal input terminal (inherent, for example, to control read/write operations); and an address buffer connected to the address input terminals, the row decoder and the column decoder (inherent).

However, Admission does not disclose that the predetermined terminal is that among the address input terminals; and a monitor terminal (or pad) connected to said test mode circuit and outputting said test mode signal. Further, Admission is not clear that said row decoder is connected to said test mode circuit and applies said excess voltage to all said word lines.

McClure, for example in Fig. 1, discloses outputting a test mode signal (for example, /BURN-IN MODE signal) when a signal is inputted to a predetermined terminal among the address input terminals (i.e., use of an address pin to control entry into the test mode; see, for example, column 5, lines 52-61). McClure further discloses a monitor terminal or pad (48 or 54) for outputting the test mode signal (via 52 and 50; see also column 3, lines 22-40 and column 5, lines 37-52).

McGibney, for example in Fig. 4, discloses a row decoder (402) connected to a test mode circuit (including CTRL) and applies an excess voltage (above VCC; see for example column 2, lines 10-15, column 4, lines 47-56) to all word lines (see for example column 2, line 60 through column 3, lines 10).

Since it was common and well known in the art to detect a predetermined signal on an existing address pin to enable a test mode (as exemplified by McClure and others), it would have been obvious at the time the invention was made to a person having ordinary skill in the art to enable the test mode of Admission via a signal on a predetermined terminal among the address input terminals, for the purpose of reducing the need for additional pins to enable a test mode and thus reducing the space and cost associated with providing additional pins.

Further, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate a test mode monitor terminal (or pad), as in McClure, in the test mode circuit of Admission, for the purpose of ascertaining a test mode entry and exit and thus reducing test errors and increasing test quality (see also for example McClure, column 5, lines 40-44).

Further, it would have been obvious at the time the invention was made to a person having ordinary skill in the art to have the row decoder connected to the test mode circuit of Admission such that the row decoder would select and apply the excess voltage to all the word lines (as in McGibney), for the purpose of providing a greater flexibility for stress testing by being able to control the selection of the word lines, while preventing power surges (see for example McGibney column 2, line 47 through column 3, line 14).

5. Claims 2, 22 and 27 are rejected under 35 U.S.C. 103(a) as being unpatentable over admitted prior art ("Admission") in view of McGibney et al. and McClure as applied to claims 1, 21 and 26 above, and further in view of Fontana et al. (U.S. Pat. No. 5,982,677).

The above Admission/McGibney/McClure combination discloses a memory device as in claims 1, 21 and 26 above, with the exception of a select line connected to the drain of a memory cell, and a regulator connected to this select line and said test mode circuit and giving a predetermined bias electric potential to the drain of said memory cell.

Fontana, for example in Figs. 2 and 3, discloses a select line ( $Y_{ms}$ ) connected to the drain of a memory cell (see 3 in Fig. 2), and a regulator (Fig. 3) connected to this select line and a circuit (providing  $V_{ref}$  and  $P_{Gn}$ ), and giving a predetermined bias electric potential to the drain of said memory cell (see for example column 4, lines 26-37).

It would have been obvious at the time the invention was made to a person having ordinary skill in the art to incorporate the drain voltage regulator, as in Fontana, in the device of the Admission/McGibney/McClure combination, such that the regulator would be connected to the test mode circuit and provide a test voltage to the drains of the memory cells, for the purpose

Art Unit: 2824

of stabilizing the test voltage and reducing the testing time, and thus improving the test efficiency (see for example Fontana, column 3, lines 37-46; also, column 7, lines 24-28).

***Response to Arguments***

6. Applicant's arguments filed 01 February 2006 have been fully considered but they are not persuasive.

(K)  
5/13/06

Applicant argues, ~~stating~~ at the bottom of page 2, that "There is no description or implication [in the background section of the present specification] that the test mode circuit controls the selection of all word lines."

In response, it is noted that, in the previous rejections and repeated above, the McGibney reference, and not the admitted prior art (or Admission), was cited as a secondary reference for teaching a row decoder connected to a test mode circuit and applying an excess voltage to all word lines, as recited in claim 1.

Applicant argues, in the first full paragraph on page 3, that "There is nothing in Admission or the exemplary '882 teaching reference of a column decoder with column switches being inherent in a memory device."

In response, it is noted that, although a column decoder and column switches may be considered as separate and distinct independent elements, they function together to select a column(s); therefore, in the previous rejections and repeated above, they were considered together as a unit. Thus, the admitted prior art (or Admission), by reciting column switches, implies that a column decoder is coupled to the column switches. Further, the admitted prior art

Art Unit: 2824

also recites that the column switches are controlled such that they are in a turning-off state, implying that the column decoder and column switches are connected to the test mode circuit.

Applicant argues, in the second full paragraph on page 3, that "The burn-in stress test of McClure is different from the oxide film stress test of the present invention."

In response, the response to the same argument presented in a prior Office Action is maintained herein. See page 6 of the Office Action, mailed 07 September 2005.

Applicant argues, in the third full paragraph on page 3, that "McGibney teaches that an excess voltage is not applied to all word lines, but to some, incrementally in groups."

In response, it is noted that, as indicated in the previous rejections and repeated above, McGibney (for example in column 2, lines 60 through column 3, lines 10) recites that "...and so on until all word lines in the memory cell array are selected. The stress test is then performed on the entire array simultaneously, reducing the time required to perform the test..." (emphases added) implying that an excess voltage is applied to all word lines. See also McGibney Fig. 4 and column 4, lines 45-53.

### ***Conclusion***

7. This is a continuation (RCE) of applicant's earlier Application No. 10/670,219. All claims are drawn to the same invention claimed in the earlier application and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the earlier application. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a

Art Unit: 2824

first action in this case. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jung (John) Hur whose telephone number is (571) 272-1870.

The examiner can normally be reached on M-F 6:30 AM - 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2824

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

jhh



RICHARD ELMS  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800